Semiconductor Manufacturing Handbook Book Summary: This handbook will provide engineers with the principles, applications, and solutions needed to design and manage semiconductor manufacturing operations. Consolidating the many complex fields of semiconductor fundamentals and manufacturing into one volume by deploying a team of world class.

Semiconductor device fabrication is the process used to manufacture semiconductor devices, typically the metal-oxide-semiconductor (MOS) devices used in the integrated circuit (IC) chips that are present in everyday electrical and electronic devices. It is a multiple-step sequence of photolithographic and chemical processing steps (such as surface passivation, thermal oxidation, planar diffusion and junction isolation) during which electronic circuits are gradually created on a wafer made of pure semiconducting material. Silicon is almost always used, but various compound semiconductors are used for specialized applications.

The entire manufacturing process, from start to packaged chips ready for shipment, takes six to eight weeks and is performed in highly specialized facilities referred to as foundries or fabs.^[1] In more advanced semiconductor devices, such as modern 14/10/7 nm nodes, fabrication can take up to 15 weeks (about 4 months) with 11–13 weeks (3 to 4 months) being the industry average.^[2] Production in advanced fabrication facilities is completely automated, and carried out in a hermetically sealed, nitrogen environment to improve yield (number of working microchips vs the number of microchips made in a wafer) with FOUPs and automated material handling systems taking care of the transport of wafers from machine to machine.

By industry standard, each generation of the semiconductor manufacturing process, also known as 'technology node', is designated by the process’s minimum feature size. Technology nodes, also known as 'process technologies' or simply 'nodes', are typically indicated by the size in nanometers (or historically micrometers) of the process's gate length.^{[clarification needed]} Since 2009, however, 'node' has become a commercial name for marketing purposes that indicates new generations of process technologies, without any relation to gate length, metal pitch or gate pitch.^[3][4][5] For example, GlobalFoundries' 7 nm process is similar to Intel's 10 nm process, thus the conventional notion of a process node has become blurred.^[6] Additionally, TSMC and Samsung's 10 nm processes are only slightly denser than Intel's 14 nm in transistor density. They are actually much closer to Intel's 14 nm process than they are to Intel's 10 nm process (e.g. Samsung's 10 nm processes' fin pitch is the exact same as that of Intel's 14 nm process: 42 nm).^[7][8]

As of 2019, 14 nanometer and 10 nanometer process chips are commonly in mass production, with 7 nanometer process chips in mass production by TSMC and Samsung, although their 7nanometer node definition is similar to Intel's 10 nanometer process. The 5 nanometer process began being produced by Samsung in 2018.^[9] As of 2019, the node with the highest transistor density is TSMC's 5nanometer N5 node,^[10] with a density of 171.3million transistors per square millimeter.^[11] In 2019, Samsung and TSMC announced plans to produce 3 nanometer nodes.

• 5Processing
  • 5.1Front-end-of-line (FEOL) processing
  • 5.2Back-end-of-line (BEOL) processing
• 11Timeline of MOSFET demonstrations

History[edit]

The first MOSFET (metal-oxide-silicon field-effect transistor) semiconductor devices were fabricated by Egyptian engineer Mohamed Atalla and Korean engineer Dawon Kahng at Bell Labs between 1959 and 1960.^[12] There were originally two types of MOSFET technology, PMOS (p-type MOS) and NMOS (n-type MOS).^[13] Both types were developed by Atalla and Kahng when they originally invented the MOSFET, fabricating both PMOS and NMOS devices with a 20µm process.^[12]

An improved type of MOSFET technology, CMOS, was developed by Chih-Tang Sah and Frank Wanlass at Fairchild Semiconductor in 1963.^[14][15] CMOS was commercialised by RCA in the late 1960s.^[14] RCA used CMOS for its 4000-series integrated circuits in 1968, starting with a 20µm process before gradually scaling to a 10 µm process over the next several years.^[16]

Semiconductor device manufacturing has since spread from Texas and California in the 1960s to the rest of the world, including Asia, Europe, and the Middle East. It is a global business today. The leading semiconductor manufacturers typically have facilities all over the world. Samsung, the world's largest manufacturer of semiconductors, has facilities in South Korea and the US. Intel, the second largest manufacturer, has facilities in Europe and Asia as well as the US. TSMC, the world's largest pure play foundry, has facilities in Taiwan, China, Singapore, and the US. Qualcomm and Broadcom are among the biggest fabless semiconductor companies, outsourcing their production to companies like TSMC.^[17] They also have facilities spread in different countries.

List of steps[edit]

This is a list of processing techniques that are employed numerous times throughout the construction of a modern electronic device; this list does not necessarily imply a specific order. Equipment for carrying out these processes is made by a handful of companies.

• Wafer processing
  • Wet cleans
    • Cleaning by solvents such as acetone, trichloroethylene
  • Ion implantation (in which dopants are embedded in the wafer creating regions of increased or decreased conductivity)
  • Atomic layer etching (ALE)
  • Thermal treatments
  • Chemical vapor deposition (CVD)
  • Atomic layer deposition (ALD)
  • Physical vapor deposition (PVD)
  • Molecular beam epitaxy (MBE)
  • Laser lift-off (for LED production^[18])
  • Electrochemical deposition (ECD). See Electroplating
  • Chemical-mechanical polishing (CMP)
  • Wafer testing (where the electrical performance is verified using Automatic Test Equipment)
• Die preparation
  • Through-silicon via manufacture (For three-dimensional integrated circuits)
  • Wafer mounting (wafer is mounted onto a metal frame using Dicing tape)
  • Wafer backgrinding and polishing^[19] (reduces the thickness of the wafer for thin devices like a smartcard or PCMCIA card or wafer bonding and stacking, this can also occur during wafer dicing, in a process known as Dice Before Grind or DBG^[20][21])
  • Wafer bonding and stacking (For Three-dimensional integrated circuits and MEMS)
  • Redistribution layer manufacture (for WLCSP packages)
  • Wafer Bumping (For Flip Chip BGA, and WLCSP packages)
  • Die cutting or Wafer dicing
• IC packaging
  • Die attachment (The die is attached to the leadframe using conductive paste or die attach film^[22][23])
  • IC bonding: Wire bonding, Thermosonic bonding, Flip chip or Tape Automated Bonding (TAB)
  • IC encapsulation
    • Molding (using special Molding compound)
    • Baking
    • Electroplating (plates the copper leads of the lead frames with tin to make soldering easier)
    • Lasermarking
    • Trim and form (separates the lead frames from each other, and bends the lead frame's pins so that they can be mounted on a Printed circuit board)

Semiconductor Manufacturing Process Bas…

Prevention of contamination and defects[edit]

When feature widths were far greater than about 10 micrometres, semiconductor purity was not as big an issue as it is today in device manufacturing. As devices became more integrated, cleanrooms became even cleaner. Today, fabrication plants are pressurized with filtered air to remove even the smallest particles, which could come to rest on the wafers and contribute to defects. The workers in a semiconductor fabrication facility are required to wear cleanroom suits to protect the devices from human contamination.

Wafers[edit]

A typical wafer is made out of extremely pure silicon that is grown into mono-crystalline cylindrical ingots (boules) up to 300 mm (slightly less than 12 inches) in diameter using the Czochralski process. These ingots are then sliced into wafers about 0.75 mm thick and polished to obtain a very regular and flat surface.

Processing[edit]

In semiconductor device fabrication, the various processing steps fall into four general categories: deposition, removal, patterning, and modification of electrical properties.

• Deposition is any process that grows, coats, or otherwise transfers a material onto the wafer. Available technologies include physical vapor deposition (PVD), chemical vapor deposition (CVD), electrochemical deposition (ECD), molecular beam epitaxy (MBE) and more recently, atomic layer deposition (ALD) among others. Deposition can be understood to include oxide layer formation, by thermal oxidation or, more specifically, LOCOS.
• Removal is any process that removes material from the wafer; examples include etch processes (either wet or dry) and chemical-mechanical planarization (CMP).
• Patterning is the shaping or altering of deposited materials, and is generally referred to as lithography. For example, in conventional lithography, the wafer is coated with a chemical called a photoresist; then, a machine called a stepper focuses, aligns, and moves a mask, exposing select portions of the wafer below to short wavelength light; the exposed regions are washed away by a developer solution. After etching or other processing, the remaining photoresist is removed by plasma ashing.
• Modification of electrical properties has historically entailed doping transistor sources and drains (originally by diffusion furnaces and later by ion implantation). These doping processes are followed by furnace annealing or, in advanced devices, by rapid thermal annealing (RTA); annealing serves to activate the implanted dopants. Modification of electrical properties now also extends to the reduction of a material's dielectric constant in low-k insulators via exposure to ultraviolet light in UV processing (UVP). Modification is frequently achieved by oxidation, which can be carried out to create semiconductor-insulator junctions, such as in the local oxidation of silicon (LOCOS) to fabricate metal oxide field effect transistors.

Modern chips have up to eleven metal levels produced in over 300 sequenced processing steps.

Front-end-of-line (FEOL) processing[edit]

FEOL processing refers to the formation of the transistors directly in the silicon. The raw wafer is engineered by the growth of an ultrapure, virtually defect-free silicon layer through epitaxy. In the most advanced logic devices, prior to the silicon epitaxy step, tricks are performed to improve the performance of the transistors to be built. One method involves introducing a straining step wherein a silicon variant such as silicon-germanium (SiGe) is deposited. Once the epitaxial silicon is deposited, the crystal lattice becomes stretched somewhat, resulting in improved electronic mobility. Another method, called silicon on insulator technology involves the insertion of an insulating layer between the raw silicon wafer and the thin layer of subsequent silicon epitaxy. This method results in the creation of transistors with reduced parasitic effects.

Gate oxide and implants[edit]

Front-end surface engineering is followed by growth of the gate dielectric (traditionally silicon dioxide), patterning of the gate, patterning of the source and drain regions, and subsequent implantation or diffusion of dopants to obtain the desired complementary electrical properties. In dynamic random-access memory (DRAM) devices, storage capacitors are also fabricated at this time, typically stacked above the access transistor (the now defunct DRAM manufacturer Qimonda implemented these capacitors with trenches etched deep into the silicon surface).

Back-end-of-line (BEOL) processing[edit]

Metal layers[edit]

Once the various semiconductor devices have been created, they must be interconnected to form the desired electrical circuits. This occurs in a series of wafer processing steps collectively referred to as BEOL (not to be confused with back end of chip fabrication, which refers to the packaging and testing stages). BEOL processing involves creating metal interconnecting wires that are isolated by dielectric layers. The insulating material has traditionally been a form of SiO₂ or a silicate glass, but recently new low dielectric constant materials are being used (such as silicon oxycarbide), typically providing dielectric constants around 2.7 (compared to 3.82 for SiO₂), although materials with constants as low as 2.2 are being offered to chipmakers.

Interconnect[edit]

Historically, the metal wires have been composed of aluminum. In this approach to wiring (often called subtractive aluminum), blanket films of aluminum are deposited first, patterned, and then etched, leaving isolated wires. Dielectric material is then deposited over the exposed wires. The various metal layers are interconnected by etching holes (called 'vias') in the insulating material and then depositing tungsten in them with a CVD technique; this approach is still used in the fabrication of many memory chips such as dynamic random-access memory (DRAM), because the number of interconnect levels is small (currently no more than four).

Active Data Recovery's Active ISO Burner is a free disc-burning utility that is simple to use but offers more sophistication than some premium disc-burning packages. Active iso burner free. Active@ ISO Burner is a freeware application that will allow you to burn an ISO image file to CD-R, DVD-R, DVD+R, CD-RW, DVD-RW,DL DVD+RW, HD DVD and Blu-ray Discs. Mar 23, 2017  Active ISO Burner is a freeware ISO burner software app filed under cd burner software and made available by LSoft for Windows. The review for Active ISO Burner has not been completed yet, but it was tested by an editor here on a PC and a list of features has been compiled; see below. Active@ ISO Burner 4 (Freeware) Active@ ISO Burner 4 is a simple-to-use dialog-style software to burn CD/DVD/Blu-ray ISO images compatible with the ISO 9660 standard. Automated burning is also supported. New Features: Many more CD/DVD/BD devices supported, as well as fewer burning errors; Three independent burning transports are supported (SPTI,ASPI,SPTD).

More recently, as the number of interconnect levels for logic has substantially increased due to the large number of transistors that are now interconnected in a modern microprocessor, the timing delay in the wiring has become so significant as to prompt a change in wiring material (from aluminum to copper interconnect layer) and a change in dielectric material (from silicon dioxides to newer low-K insulators). This performance enhancement also comes at a reduced cost via damascene processing, which eliminates processing steps. As the number of interconnect levels increases, planarization of the previous layers is required to ensure a flat surface prior to subsequent lithography. Without it, the levels would become increasingly crooked, extending outside the depth of focus of available lithography, and thus interfering with the ability to pattern. CMP (chemical-mechanical planarization) is the primary processing method to achieve such planarization, although dry etch back is still sometimes employed when the number of interconnect levels is no more than three.

Wafer test[edit]

The highly serialized nature of wafer processing has increased the demand for metrology in between the various processing steps. For example, thin film metrology based on ellipsometry or reflectometry is used to tightly control the thickness of gate oxide, as well as the thickness, refractive index and extinction coefficient of photoresist and other coatings. Wafer test metrology equipment is used to verify that the wafers haven't been damaged by previous processing steps up until testing; if too many dies on one wafer have failed, the entire wafer is scrapped to avoid the costs of further processing. Virtual metrology has been used to predict wafer properties based on statistical methods without performing the physical measurement itself.^[1]

Device test[edit]

Once the front-end process has been completed, the semiconductor devices are subjected to a variety of electrical tests to determine if they function properly. The proportion of devices on the wafer found to perform properly is referred to as the yield. Manufacturers are typically secretive about their yields, but it can be as low as 30%. Process variation is one among many reasons for low yield.^[24]

The fab tests the chips on the wafer with an electronic tester that presses tiny probes against the chip. The machine marks each bad chip with a drop of dye. Currently, electronic dye marking is possible if wafer test data is logged into a central computer database and chips are 'binned' (i.e. sorted into virtual bins) according to the predetermined test limits. The resulting binning data can be graphed, or logged, on a wafer map to trace manufacturing defects and mark bad chips. This map can also be used during wafer assembly and packaging.

Chips are also tested again after packaging, as the bond wires may be missing, or analog performance may be altered by the package. This is referred to as the 'final test'.

Usually, the fab charges for testing time, with prices in the order of cents per second. Testing times vary from a few milliseconds to a couple of seconds, and the test software is optimized for reduced testing time. Multiple chip (multi-site) testing is also possible, because many testers have the resources to perform most or all of the tests in parallel.

Chips are often designed with 'testability features' such as scan chains or a 'built-in self-test' to speed testing, and reduce testing costs. In certain designs that use specialized analog fab processes, wafers are also laser-trimmed during the testing, in order to achieve tightly-distributed resistance values as specified by the design.

Good designs try to test and statistically manage corners (extremes of silicon behavior caused by a high operating temperature combined with the extremes of fab processing steps). Most designs cope with at least 64 corners.

Die preparation[edit]

Once tested, a wafer is typically reduced in thickness in a process also known as 'backlap',^[25] 'backfinish' or 'wafer thinning'^[26] before the wafer is scored and then broken into individual dice, a process known as wafer dicing. Only the good, unmarked chips are packaged.

Packaging[edit]

Plastic or ceramic packaging involves mounting the die, connecting the die pads to the pins on the package, and sealing the die. Tiny wires are used to connect the pads to the pins. Mikrotik user manual download. In the old days^[when?], wires were attached by hand, but now specialized machines perform the task. Traditionally, these wires have been composed of gold, leading to a lead frame (pronounced 'leed frame') of solder-plated copper; lead is poisonous, so lead-free 'lead frames' are now mandated by RoHS.

Chip scale package (CSP) is another packaging technology. A plastic dual in-line package, like most packages, is many times larger than the actual die hidden inside, whereas CSP chips are nearly the size of the die; a CSP can be constructed for each die before the wafer is diced.

The packaged chips are retested to ensure that they were not damaged during packaging and that the die-to-pin interconnect operation was performed correctly. A laser then etches the chip's name and numbers on the package.

Hazardous materials[edit]

Many toxic materials are used in the fabrication process.^[27] These include:

Wristech hl 168 manual. Mar 24, 2013  SOURCE: i got a wristech jb5538,i. I got a wristech jb5538,i don;t have a manuel,can;t find 1 online.i need to know how to switch between kpa and mmhg. The solution is when the unit is off, press and hold the left (. Aug 10, 2011  I got a wristech jb5538,i don;t have a manuel,can;t find 1 online.i need to know how to switch between kpa and mmhg. The solution is when the unit is off, press and hold the left (. Wristech Blood Pressure Monitor Model Jb5538 Manual Read/Download user s manual wristech hl 168 - 10 results like Wristech Wrist Blood Pressure Monitor (JB5538) Jobar International Wrist Blood Pressure Monitor JB5538. It can help lower pressure on muscles and bones of people with special needs Aids in independent living, minimizing the need for. Jul 27, 2017  Wristech Instructions. Wristech manufactures a line of small blood pressure monitors designed for convenience and portability. Because these monitors attach to your wrist with a Velcro strap, you can take them anywhere and check your blood pressure at any time. You can learn to operate one of these blood pressure monitors quickly, even if you.

Semiconductor Manufacturing Process Pdf

• poisonous elemental dopants, such as arsenic, antimony, and phosphorus.
• poisonous compounds, such as arsine, phosphine, and silane.
• highly reactive liquids, such as hydrogen peroxide, fuming nitric acid, sulfuric acid, and hydrofluoric acid.

It is vital that workers should not be directly exposed to these dangerous substances. The high degree of automation common in the IC fabrication industry helps to reduce the risks of exposure. Most fabrication facilities employ exhaust management systems, such as wet scrubbers, combustors, heated absorber cartridges, etc., to control the risk to workers and to the environment.

Timeline of MOSFET demonstrations[edit]

PMOS and NMOS[edit]

CMOS (single-gate)[edit]

Multi-gate MOSFET (MuGFET)[edit]

Other types of MOSFET[edit]

Particle Control For Semiconductor Manufacturing Pdf

Timeline of commercial MOSFET nodes[edit]

See also[edit]

• MOSFET
• Multigate device
• Semiconductor industry
• Local oxidation of silicon: LOCOS
• Semiconductor Equipment and Materials International (SEMI) — the semiconductor industry trade association
• SEMI font for labels on wafers

References[edit]

1. ^ ^abNeurotechnology Group, Berlin Institute of Technology, IEEE Xplore Digital Library. “Regression Methods for Virtual Metrology of Layer Thickness in Chemical Vapor Deposition.” January 17, 2014. Retrieved November 9, 2015.
2. ^'8 Things You Should Know About Water & Semiconductors'. ChinaWaterRisk.org. Retrieved 2017-09-10.
3. ^Shukla, Priyank. 'A Brief History of Process Node Evolution'. design-reuse.com. Retrieved 2019-07-09.
4. ^Hruska, Joel. '14nm, 7nm, 5nm: How low can CMOS go? It depends if you ask the engineers or the economists…'. ExtremeTech.
5. ^'Exclusive: Is Intel Really Starting To Lose Its Process Lead? 7nm Node Slated For Release in 2022'. wccftech.com.
6. ^'Life at 10nm. (Or is it 7nm?) And 3nm - Views on Advanced Silicon Platforms'. eejournal.com.
7. ^https://en.wikichip.org/wiki/10_nm_lithography_process#Industry
8. ^https://en.wikichip.org/wiki/14_nm_lithography_process#Industry
9. ^Shilov, Anton. 'Samsung Completes Development of 5nm EUV Process Technology'. AnandTech. Retrieved 2019-05-31.
10. ^Cheng, Godfrey (14 August 2019). 'Moore's Law is not Dead'. TSMC Blog. TSMC. Retrieved 18 August 2019.
11. ^Schor, David (2019-04-06). 'TSMC Starts 5-Nanometer Risk Production'. WikiChip Fuse. Retrieved 2019-04-07.
12. ^ ^abcdLojek, Bo (2007). History of Semiconductor Engineering. Springer Science & Business Media. pp. 321–3. ISBN9783540342588.
13. ^ ^ab'1960: Metal Oxide Semiconductor (MOS) Transistor Demonstrated'. The Silicon Engine: A Timeline of Semiconductors in Computers. Computer History Museum. Retrieved August 31, 2019.
14. ^ ^abc'1963: Complementary MOS Circuit Configuration is Invented'. Computer History Museum. Retrieved 6 July 2019.
15. ^ ^abSah, Chih-Tang; Wanlass, Frank (February 1963). 'Nanowatt logic using field-effect metal-oxide semiconductor triodes'. 1963 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. VI: 32–33. doi:10.1109/ISSCC.1963.1157450.
16. ^ ^abcLojek, Bo (2007). History of Semiconductor Engineering. Springer Science & Business Media. p. 330. ISBN9783540342588.
17. ^'Top 10 Worldwide Semiconductor Sales Leaders - Q1 2017 - AnySilicon'. AnySilicon. 2017-05-09. Retrieved 2017-11-19.
18. ^'Laser Lift-Off(LLO) Ideal for high brightness vertical LED manufacturing - Press Release - DISCO Corporation'. www.disco.co.jp.
19. ^'Product Information | Polishers - DISCO Corporation'. www.disco.co.jp.
20. ^'Product Information | DBG / Package Singulation - DISCO Corporation'. www.disco.co.jp.
21. ^'Plasma Dicing (Dice Before Grind) | Orbotech'. www.orbotech.com.
22. ^'Electro Conductive Die Attach Film(Under Development) | Nitto'. www.nitto.com.
23. ^'Die Attach Film Adhesives'. www.henkel-adhesives.com.
24. ^'A Survey Of Architectural Techniques for Managing Process Variation', ACM Computing Surveys, 2015
25. ^'Introduction to Semiconductor Technology'(PDF). STMicroelectronics. p. 6.
26. ^'Wafer Backgrind'.
27. ^CNET. “Why tech pollution's going global.” April 25, 2002. Retrieved November 9, 2015.
28. ^ ^abc'Is 14nm the end of the road for silicon chips?'. ExtremeTech. September 27, 2011. Retrieved 26 September 2019.
29. ^ ^abAtalla, Mohamed M.; Kahng, Dawon (June 1960). 'Silicon–silicon dioxide field induced surface devices'. IRE-AIEE Solid State Device Research Conference. Carnegie Mellon University Press.
30. ^Sze, Simon M. (2002). Semiconductor Devices: Physics and Technology(PDF) (2nd ed.). Wiley. p. 4. ISBN0-471-33372-7.
31. ^Lojek, Bo (2007). History of Semiconductor Engineering. Springer Science & Business Media. pp. 326–7. ISBN9783540342588.
32. ^Heiman, Frederic P.; Hofstein, Steven R. (October 1962). 'The insulated-gate field-effect transistor'. 1962 International Electron Devices Meeting: 58–58. doi:10.1109/IEDM.1962.187313.
33. ^Lojek, Bo (2007). History of Semiconductor Engineering. Springer Science & Business Media. p. 334. ISBN9783540342588.
34. ^Sah, Chih-Tang; Leistiko, Otto; Grove, A. S. (May 1965). 'Electron and hole mobilities in inversion layers on thermally oxidized silicon surfaces'. IEEE Transactions on Electron Devices. 12 (5): 248–254. doi:10.1109/T-ED.1965.15489.
35. ^Dennard, Robert H.; Gaensslen, Fritz H.; Yu, Hwa-Nien; Kuhn, L. (December 1972). 'Design of micron MOS switching devices'. 1972 International Electron Devices Meeting: 168–170. doi:10.1109/IEDM.1972.249198.
36. ^ ^abHori, Ryoichi; Masuda, Hiroo; Minato, Osamu; Nishimatsu, Shigeru; Sato, Kikuji; Kubo, Masaharu (September 1975). 'Short Channel MOS-IC Based on Accurate Two Dimensional Device Design'. Japanese Journal of Applied Physics. 15 (S1): 193. doi:10.7567/JJAPS.15S1.193. ISSN1347-4065.
37. ^Critchlow, D. L. (2007). 'Recollections on MOSFET Scaling'. IEEE Solid-State Circuits Society Newsletter. 12 (1): 19–22. doi:10.1109/N-SSC.2007.4785536.
38. ^'1970s: Development and evolution of microprocessors'(PDF). Semiconductor History Museum of Japan. Retrieved 27 June 2019.
39. ^'NEC 751 (uCOM-4)'. The Antique Chip Collector's Page. Archived from the original on 2011-05-25. Retrieved 2010-06-11.
40. ^'1973: 12-bit engine-control microprocessor (Toshiba)'(PDF). Semiconductor History Museum of Japan. Retrieved 27 June 2019.
41. ^Belzer, Jack; Holzman, Albert G.; Kent, Allen (1978). Encyclopedia of Computer Science and Technology: Volume 10 - Linear and Matrix Algebra to Microorganisms: Computer-Assisted Identification. CRC Press. p. 402. ISBN9780824722609.
42. ^Dennard, Robert H.; Gaensslen, F. H.; Yu, Hwa-Nien; Rideout, V. L.; Bassous, E.; LeBlanc, A. R. (October 1974). 'Design of ion-implanted MOSFET's with very small physical dimensions'(PDF). IEEE Journal of Solid-State Circuits. 9 (5): 256–268. doi:10.1109/JSSC.1974.1050511.
43. ^Kubo, Masaharu; Hori, Ryoichi; Minato, Osamu; Sato, Kikuji (February 1976). 'A threshold voltage controlling circuit for short channel MOS integrated circuits'. 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. XIX: 54–55. doi:10.1109/ISSCC.1976.1155515.
44. ^'Intel® Microprocessor Quick Reference Guide'. Intel. Retrieved 27 June 2019.
45. ^Hunter, William R.; Ephrath, L. M.; Cramer, Alice; Grobman, W. D.; Osburn, C. M.; Crowder, B. L.; Luhn, H. E. (April 1979). '1 /spl mu/m MOSFET VLSI technology. V. A single-level polysilicon technology using electron-beam lithography'. IEEE Journal of Solid-State Circuits. 14 (2): 275–281. doi:10.1109/JSSC.1979.1051174.
46. ^Kobayashi, Toshio; Horiguchi, Seiji; Kiuchi, K. (December 1984). 'Deep-submicron MOSFET characteristics with 5 nm gate oxide'. 1984 International Electron Devices Meeting: 414–417. doi:10.1109/IEDM.1984.190738.
47. ^Kobayashi, Toshio; Horiguchi, Seiji; Miyake, M.; Oda, M.; Kiuchi, K. (December 1985). 'Extremely high transconductance (above 500 mS/mm) MOSFET with 2.5 nm gate oxide'. 1985 International Electron Devices Meeting: 761–763. doi:10.1109/IEDM.1985.191088.
48. ^Chou, Stephen Y.; Antoniadis, Dimitri A.; Smith, Henry I. (December 1985). 'Observation of electron velocity overshoot in sub-100-nm-channel MOSFET's in Silicon'. IEEE Electron Device Letters. 6 (12): 665–667. doi:10.1109/EDL.1985.26267.
49. ^ ^abChou, Stephen Y.; Smith, Henry I.; Antoniadis, Dimitri A. (January 1986). 'Sub‐100‐nm channel‐length transistors fabricated using x‐ray lithography'. Journal of Vacuum Science & Technology B: Microelectronics Processing and Phenomena. 4 (1): 253–255. doi:10.1116/1.583451. ISSN0734-211X.
50. ^Kobayashi, Toshio; Miyake, M.; Deguchi, K.; Kimizuka, M.; Horiguchi, Seiji; Kiuchi, K. (1987). 'Subhalf-micrometer p-channel MOSFET's with 3.5-nm gate Oxide fabricated using X-ray lithography'. IEEE Electron Device Letters. 8 (6): 266–268. doi:10.1109/EDL.1987.26625.
51. ^Aitken, A.; Poulsen, R. G.; MacArthur, A. T. P.; White, J. J. (December 1976). 'A fully plasma etched-ion implanted CMOS process'. 1976 International Electron Devices Meeting: 209–213. doi:10.1109/IEDM.1976.189021.
52. ^'1978: Double-well fast CMOS SRAM (Hitachi)'(PDF). Semiconductor History Museum of Japan. Retrieved 5 July 2019.
53. ^Masuhara, Toshiaki; Minato, Osamu; Sasaki, Toshio; Sakai, Yoshio; Kubo, Masaharu; Yasui, Tokumasa (February 1978). 'A high-speed, low-power Hi-CMOS 4K static RAM'. 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. XXI: 110–111. doi:10.1109/ISSCC.1978.1155749.
54. ^Masuhara, Toshiaki; Minato, Osamu; Sakai, Yoshi; Sasaki, Toshio; Kubo, Masaharu; Yasui, Tokumasa (September 1978). 'Short Channel Hi-CMOS Device and Circuits'. ESSCIRC 78: 4th European Solid State Circuits Conference - Digest of Technical Papers: 131–132.
55. ^ ^abcdeGealow, Jeffrey Carl (10 August 1990). 'Impact of Processing Technology on DRAM Sense Amplifier Design'(PDF). CORE. Massachusetts Institute of Technology. pp. 149–166. Retrieved 25 June 2019.
56. ^Chwang, R. J. C.; Choi, M.; Creek, D.; Stern, S.; Pelley, P. H.; Schutz, Joseph D.; Bohr, M. T.; Warkentin, P. A.; Yu, K. (February 1983). 'A 70ns high density CMOS DRAM'. 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. XXVI: 56–57. doi:10.1109/ISSCC.1983.1156456.
57. ^Mano, Tsuneo; Yamada, J.; Inoue, Junichi; Nakajima, S. (February 1983). 'Submicron VLSI memory circuits'. 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. XXVI: 234–235. doi:10.1109/ISSCC.1983.1156549.
58. ^Hu, G. J.; Taur, Yuan; Dennard, Robert H.; Terman, L. M.; Ting, Chung-Yu (December 1983). 'A self-aligned 1-µm CMOS technology for VLSI'. 1983 International Electron Devices Meeting: 739–741. doi:10.1109/IEDM.1983.190615.
59. ^Sumi, T.; Taniguchi, Tsuneo; Kishimoto, Mikio; Hirano, Hiroshige; Kuriyama, H.; Nishimoto, T.; Oishi, H.; Tetakawa, S. (1987). 'A 60ns 4Mb DRAM in a 300mil DIP'. 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. XXX: 282–283. doi:10.1109/ISSCC.1987.1157106.
60. ^Mano, Tsuneo; Yamada, J.; Inoue, Junichi; Nakajima, S.; Matsumura, Toshiro; Minegishi, K.; Miura, K.; Matsuda, T.; Hashimoto, C.; Namatsu, H. (1987). 'Circuit technologies for 16Mb DRAMs'. 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. XXX: 22–23. doi:10.1109/ISSCC.1987.1157158.
61. ^Hanafi, Hussein I.; Dennard, Robert H.; Taur, Yuan; Haddad, Nadim F.; Sun, J. Y. C.; Rodriguez, M. D. (September 1987). '0.5 μm CMOS Device Design and Characterization'. ESSDERC '87: 17th European Solid State Device Research Conference: 91–94.
62. ^Kasai, Naoki; Endo, Nobuhiro; Kitajima, Hiroshi (December 1987). '0.25 µm CMOS technology using P+polysilicon gate PMOSFET'. 1987 International Electron Devices Meeting: 367–370. doi:10.1109/IEDM.1987.191433.
63. ^Inoue, M.; Kotani, H.; Yamada, T.; Yamauchi, Hiroyuki; Fujiwara, A.; Matsushima, J.; Akamatsu, Hironori; Fukumoto, M.; Kubota, M.; Nakao, I.; Aoi (1988). 'A 16mb Dram with an Open Bit-Line Architecture'. 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers: 246–. doi:10.1109/ISSCC.1988.663712.
64. ^Shahidi, Ghavam G.; Davari, Bijan; Taur, Yuan; Warnock, James D.; Wordeman, Matthew R.; McFarland, P. A.; Mader, S. R.; Rodriguez, M. D. (December 1990). 'Fabrication of CMOS on ultrathin SOI obtained by epitaxial lateral overgrowth and chemical-mechanical polishing'. International Technical Digest on Electron Devices: 587–590. doi:10.1109/IEDM.1990.237130.
65. ^'Memory'. STOL (Semiconductor Technology Online). Retrieved 25 June 2019.
66. ^'0.18-micron Technology'. TSMC. Retrieved 30 June 2019.
67. ^Sekigawa, Toshihiro; Hayashi, Yutaka (August 1984). 'Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate'. Solid-State Electronics. 27 (8): 827–828. doi:10.1016/0038-1101(84)90036-4. ISSN0038-1101.
68. ^Koike, Hanpei; Nakagawa, Tadashi; Sekigawa, Toshiro; Suzuki, E.; Tsutsumi, Toshiyuki (23 February 2003). 'Primary Consideration on Compact Modeling of DG MOSFETs with Four-terminal Operation Mode'(PDF). TechConnect Briefs. 2 (2003): 330–333.
69. ^Davari, Bijan; Chang, Wen-Hsing; Wordeman, Matthew R.; Oh, C. S.; Taur, Yuan; Petrillo, Karen E.; Rodriguez, M. D. (December 1988). 'A high performance 0.25 mu m CMOS technology'. Technical Digest., International Electron Devices Meeting: 56–59. doi:10.1109/IEDM.1988.32749.
70. ^Davari, Bijan; Wong, C. Y.; Sun, Jack Yuan-Chen; Taur, Yuan (December 1988). 'Doping of n/sup +/ and p/sup +/ polysilicon in a dual-gate CMOS process'. Technical Digest., International Electron Devices Meeting: 238–241. doi:10.1109/IEDM.1988.32800.
71. ^Masuoka, Fujio; Takato, Hiroshi; Sunouchi, Kazumasa; Okabe, N.; Nitayama, Akihiro; Hieda, K.; Horiguchi, Fumio (December 1988). 'High performance CMOS surrounding-gate transistor (SGT) for ultra high density LSIs'. Technical Digest., International Electron Devices Meeting: 222–225. doi:10.1109/IEDM.1988.32796.
72. ^Brozek, Tomasz (2017). Micro- and Nanoelectronics: Emerging Device Challenges and Solutions. CRC Press. p. 117. ISBN9781351831345.
73. ^Ishikawa, Fumitaro; Buyanova, Irina (2017). Novel Compound Semiconductor Nanowires: Materials, Devices, and Applications. CRC Press. p. 457. ISBN9781315340722.
74. ^Colinge, J.P. (2008). FinFETs and Other Multi-Gate Transistors. Springer Science & Business Media. p. 11. ISBN9780387717517.
75. ^Hisamoto, Digh; Kaga, Toru; Kawamoto, Yoshifumi; Takeda, Eiji (December 1989). 'A fully depleted lean-channel transistor (DELTA)-a novel vertical ultra thin SOI MOSFET'. International Technical Digest on Electron Devices Meeting: 833–836. doi:10.1109/IEDM.1989.74182.
76. ^'IEEE Andrew S. Grove Award Recipients'. IEEE Andrew S. Grove Award. Institute of Electrical and Electronics Engineers. Retrieved 4 July 2019.
77. ^Weimer, Paul K. (June 1962). 'The TFT A New Thin-Film Transistor'. Proceedings of the IRE. 50 (6): 1462–1469. doi:10.1109/JRPROC.1962.288190. ISSN0096-8390.
78. ^Kuo, Yue (1 January 2013). 'Thin Film Transistor Technology—Past, Present, and Future'(PDF). The Electrochemical Society Interface. 22 (1): 55–61. doi:10.1149/2.F06131if. ISSN1064-8208.
79. ^Brody, T. P.; Kunig, H. E. (October 1966). 'A HIGH‐GAIN InAs THIN‐FILM TRANSISTOR'. Applied Physics Letters. 9 (7): 259–260. doi:10.1063/1.1754740. ISSN0003-6951.
80. ^Woodall, Jerry M. (2010). Fundamentals of III-V Semiconductor MOSFETs. Springer Science & Business Media. pp. 2–3. ISBN9781441915474.
81. ^Kahng, Dawon; Sze, Simon Min (July–August 1967). 'A floating gate and its application to memory devices'. The Bell System Technical Journal. 46 (6): 1288–1295. doi:10.1002/j.1538-7305.1967.tb01738.x.
82. ^Lin, Hung Chang; Iyer, Ramachandra R. (July 1968). 'A Monolithic Mos-Bipolar Audio Amplifier'. IEEE Transactions on Broadcast and Television Receivers. 14 (2): 80–86. doi:10.1109/TBTR1.1968.4320132.
83. ^ ^abAlvarez, Antonio R. (1990). 'Introduction To BiCMOS'. BiCMOS Technology and Applications. Springer Science & Business Media. pp. 1-20 (2). doi:10.1007/978-1-4757-2029-7_1. ISBN9780792393849.
84. ^Lin, Hung Chang; Iyer, Ramachandra R.; Ho, C. T. (October 1968). 'Complementary MOS-bipolar structure'. 1968 International Electron Devices Meeting: 22–24. doi:10.1109/IEDM.1968.187949.
85. ^ ^ab'Advances in Discrete Semiconductors March On'. Power Electronics Technology. Informa: 52–6. September 2005. Archived(PDF) from the original on 22 March 2006. Retrieved 31 July 2019.
86. ^Oxner, E. S. (1988). Fet Technology and Application. CRC Press. p. 18. ISBN9780824780500.
87. ^Tarui, Y.; Hayashi, Y.; Sekigawa, Toshihiro (September 1969). 'Diffusion Self-Aligned MOST; A New Approach for High Speed Device'. Proceedings of the 1st Conference on Solid State Devices. doi:10.7567/SSDM.1969.4-1.
88. ^McLintock, G. A.; Thomas, R. E. (December 1972). 'Modelling of the double-diffused MOST's with self-aligned gates'. 1972 International Electron Devices Meeting: 24–26. doi:10.1109/IEDM.1972.249241.
89. ^Tarui, Y.; Hayashi, Y.; Sekigawa, Toshihiro (October 1970). 'DSA enhancement - Depletion MOS IC'. 1970 International Electron Devices Meeting: 110–110. doi:10.1109/IEDM.1970.188299.
90. ^Duncan, Ben (1996). High Performance Audio Power Amplifiers(PDF). Elsevier. pp. 177–8, 406. ISBN9780080508047.
91. ^Baliga, B. Jayant (2015). The IGBT Device: Physics, Design and Applications of the Insulated Gate Bipolar Transistor. William Andrew. pp. xxviii, 5–12. ISBN9781455731534.
92. ^Higuchi, H.; Kitsukawa, Goro; Ikeda, Takahide; Nishio, Y.; Sasaki, N.; Ogiue, Katsumi (December 1984). 'Performance and structures of scaled-down bipolar devices merged with CMOSFETs'. 1984 International Electron Devices Meeting: 694–697. doi:10.1109/IEDM.1984.190818.
93. ^Deguchi, K.; Komatsu, Kazuhiko; Miyake, M.; Namatsu, H.; Sekimoto, M.; Hirata, K. (1985). 'Step-and-Repeat X-ray/Photo Hybrid Lithography for 0.3 μm Mos Devices'. 1985 Symposium on VLSI Technology. Digest of Technical Papers: 74–75.
94. ^Momose, H.; Shibata, Hideki; Saitoh, S.; Miyamoto, Jun-ichi; Kanzaki, K.; Kohyama, Susumu (1985). '1.0-/spl mu/m n-Well CMOS/Bipolar Technology'. IEEE Journal of Solid-State Circuits. 20 (1): 137–143. doi:10.1109/JSSC.1985.1052286.
95. ^Shahidi, Ghavam G.; Antoniadis, Dimitri A.; Smith, Henry I. (December 1986). 'Electron velocity overshoot at 300 K and 77 K in silicon MOSFETs with submicron channel lengths'. 1986 International Electron Devices Meeting: 824–825. doi:10.1109/IEDM.1986.191325.
96. ^Davari, Bijan; Ting, Chung-Yu; Ahn, Kie Y.; Basavaiah, S.; Hu, Chao-Kun; Taur, Yuan; Wordeman, Matthew R.; Aboelfotoh, O. (May 1987). 'Submicron Tungsten Gate MOSFET with 10 nm Gate Oxide'. 1987 Symposium on VLSI Technology. Digest of Technical Papers: 61–62.
97. ^Havemann, Robert H.; Eklund, R. E.; Tran, Hiep V.; Haken, R. A.; Scott, D. B.; Fung, P. K.; Ham, T. E.; Favreau, D. P.; Virkus, R. L. (December 1987). 'An 0.8 #181;m 256K BiCMOS SRAM technology'. 1987 International Electron Devices Meeting: 841–843. doi:10.1109/IEDM.1987.191564.

Further reading[edit]

• Kaeslin, Hubert (2008), Digital Integrated Circuit Design, from VLSI Architectures to CMOS Fabrication, Cambridge University Press, section 14.2.

External links[edit]

The Semiconductor Manufacturing Process

Semiconductor Manufacturing Technology Quirk Pdf